Abstract -We present a detailed study on fabrication and characterization of Ge/GeSn heterojunction p-type tunnelfield-effect-transistors (TFETs). Critical process modules as high-k stack and p-i-n diodes are addressed individually. As a result an ultrathin equivalent oxide thickness of 0.84 nm with an accumulation capacitance of 3 µF/cm 2 was achieved on an extremely scaled tri-layer stack of GeSnO x /Al 2 O 3 /HfO 2 deposited by atomic-layer deposition monitored in situ by spectroscopic ellipsometry. Combining these process modules, Ge/GeSn heterojunction pTFETs are fabricated and characterized to demonstrate the best in-class pTFET performance in the GeSn material system. The transfer characteristics of the TFETs show signatures of the trap-assisted thermal generation in the subthreshold regime which is explained by a modified ShockleyRead-Hall model. For the ON-state current, we used bandto-band tunneling models calculated using parameters from the density functional theory. We then use the calibrated model to project performance of GeSn pTFETs with increased Sn content (lower bandgap), reduced trap den- We demonstrate the ability of GeSn to achieve superior performance with both high ON-current and sub-60 mV/decade switching benefiting from the small and direct bandgap for higher Sn contents.
I. INTRODUCTION
T UNNEL-FIELD-EFFECT transistors (TFETs) have attracted significant interest as successor to ultralow power MOSFETs due to their potential of achieving room temperature subthreshold swings (SS) below 60 mV/decade and allowing further reduction in supply voltage of operation without compromising OFF-current. Several works based on Si-TFETs have reported sub-60 mV/decade operation and also ON-currents of > 10 μA/μm where achieved [1] - [3] . However, due the relatively large and indirect bandgap of Si, interband tunneling is limited and sub 60-mV/decade operation was only observed at low currents <1 nA/μm [4] . The simultaneous achievement of low SS at higher currents still remains challenging. Indeed TFETs based on band gap engineered III-V materials generally allow high ON-currents as their lower and direct bandgap nature allows efficient band-to-band tunneling (BTBT), albeit compromising the SS to values significantly higher than 60 mV/decade. The SS degradation in group III-V TFETs is mainly attributed to a less mature high-k/channel interface particularly near the valence band, to defects within the material, and to a low conduction band density of states. Very recently, III-V n-channel TFETs were reported with a competitive combination of both high ON-current and low SS [5] . Nonetheless, the challenge remains for pTFETs, whose performance is generally worse and progress has been rather limited.
Recently, we have demonstrated the potential of Germanium and Germanium-Tin (Ge/GeSn) alloy-based pTFETs as compared to III-V devices [4] . In this paper we focus on fabrication, characterization, and modeling of Ge/GeSn-based pTFETs. GeSn semiconductors offer a novel route for Si-technology. It is particularly an interesting material of choice for low-power transistors. The direct and low bandgap with low electron and hole effective masses results in enhanced direct BTBT for TFETs and possibly high mobility for MOSFETs. As group IV material it can easily be integrated on the existing Si-CMOS platform and thereby enjoys the advantages of two competing semiconductor systems: group III-V and group IV. Few studies on GeSn-based MOSFETs [6] - [8] and even TFETs [9] - [11] have been reported and showed promising results. However, as a relatively new material all process modules (junction [12] , gate-stack [13] , etc.) need individual optimization in order to achieve competitive devices.
Here we report, for the first time, on the development of a scaled tri-layer high-k/metal gate-stack on GeSn with an accumulation capacitance of C acc ∼ 3 μF/cm 2 corresponding to an equivalent oxide thickness (EOT) of 0.84 nm. This is till date the lowest reported value for GeSn. Second, Ge and GeSn p-i-n tunneling diodes with different Sn contents up to 11% Sn are fabricated and are characterized by means of temperature dependent I -V measurements. These diodes are used to extract contributions from BTBT by modeling of the I -V curves. Finally, the process modules are combined and Ge/GeSn vertical heterojunction pTFETs are fabricated which show the best performance till date in this material system. Temperature dependent characterization is then employed in conjunction with density functional theory (DFT) band structure calculations, to calibrate BTBT-, trap-and phonon-assisted current generation using a field-enhanced Shockley-Read-Hall (SRH) model [14] . Based on this calibrated model, a projection is made for TFETs with increased Sn content, improved interface properties, and ultrathin-body geometry. Both experimental and projected devices are benchmarked with state-of-the-art group III-V GaAsSb/InGaSbbased pTFETs fabricated using the same device design. Based on the calibration, the projected 11% Sn pTFET reveals superior performance over their III-V counterpart in terms of SS and ON-current.
II. DESIGN OBJECTIVES AND SAMPLE GROWTH
Basic TFET design requirements to allow a high BTBT rate and low SS are: 1) small and direct bandgap; 2) low effective mass for both valence and conduction band carriers resulting in a low effective tunneling mass; 3) steep doping profile with appropriately high source doping to increase the tunneling rate while avoiding source degeneracy and band tails; 4) well-tempered electrostatics with a scaled EOT; and 5) low defect densities both at high-k/channel and source/ channel heterointerface.
In this paper, we utilize Ge and GeSn approaching direct band-gap electronic band structure with increasing Sn mole fraction. Furthermore, the effective mass of the direct ( -valley) electrons is significantly lower than those of the indirect (L-valley) electrons further enhancing the BTBT [15] . Single crystalline Ge and GeSn epilayers were grown on Ge-buffered Si(001) (Ge-virtual substrate-GeVS) 200 and 300 mm wafers using reduced-pressure chemical vapor deposition [16] , [17] . A vertical device geometry enables the use of in situ doped regions offering high dopant activation efficiency and precise control of the doping profiles. Last but not least, as a scaled high-k with a low density of interface traps (D it ) is crucial for achieving efficient BTBT with low SS operation, good electrostatics are ensured by our scaled high-k process, optimized for Ge/GeSn materials.
The In 0.65 Ga 0. 35 As/GaAs 0.4 Sb 0.6 stacks used for group III-V comparison were grown by molecular beam epitaxy. For a fair comparison, the III-V pTFETs are fabricated using the same device geometry [4] .
III. GATE-STACK DEVELOPMENT FOR GeSn
Several works on metal-oxide-semiconductor (MOS) stacks on GeSn have been reported [13] , [18] - [20] . However, they have mainly focused on the optimization of the high-k/GeSn interface and not on scaling down the EOT. Here, a scaled trilayer high-k gate-stack of HfO 2 /Al 2 O 3 /GeSnO x was developed based on a process previously optimized for Ge [21] . In order to avoid undesired Sn diffusion or precipitation, all process steps were kept ≤ 300°C. Whereas, an in situ hydrogen plasma clean is beneficial for Ge native oxide removal [21] , we found that for GeSn an ex situ HF-HCl wet-clean was optimal to achieve a clean, oxide free surface [13] . Even though after HF-HCl treatment the samples were directly transferred into the Kurt Lesker Atomic Layer Deposition (ALD)-cluster tool, organic contamination is unavoidably absorbed from the ambient during transfer. Thus a short Ar-plasma strike of 125 W for 5 s is done in situ which effectively removes the organic contamination. The subsequent deposition of the tri-layer gate-stack, done at 250°C, is monitored by in situ spectroscopic ellipsometry allowing a precise control of the oxide growth. Thickness extraction from ellipsometry data occurred via fitting the observed spectra with a Cauchy model previously calibrated on thick layers [22] . The controlled growth of a GeO x interlayer between Ge-substrate and the high-k was reported to improve the D it of Ge MOS-stacks [23] , [24] . Here a pulsed, in situ, remote O 2 plasma was used for oxidation. The 14 cycles of O 2 plasma each for 2-s duration at 125-W result in the stepwise growth of 4 Å of GeSnO x , as shown in Fig. 1(a) . Each O 2 -plasma cycle is marked with a black arrow. Then 25 cycles of H 2 O (water) were performed to hydroxylate the surface and allow for good nucleation of the subsequent ALD stack [25] . Only minimal change in GeSnO x thickness is observed during H 2 O prepulsing (not shown here). As a second layer, 7 Å of Al 2 O 3 was deposited in ten cycles of Trimethylaluminium [Al 2 (CH 3 ) 6 ] and water (H 2 O). After a nucleation delay occurring at the first five cycles, linear growth of Al 2 O 3 is observed. This nucleation delay was also observed on Ge as recently reported by Zheng et al. [24] . Finally, 30 cycles of Tetrakis(dimethylamido)hafnium(IV) and H 2 O formed a 24.3 Å of HfO 2 thick high-k layer. Here linear growth is observed using spectroscopic ellipsometry [ Fig. 1(c) ]. Electrical contacts were realized by thermal evaporation of Ni as gate electrode capped with Pd. The fabrication ends with a forming gas anneal at 300°C for 10 min. All process steps are summarized in Fig. 2 . This tri-layer gate-stack was deposited on various undoped (p-type) Ge(Sn) samples with Sn contents varying from 0% Sn up to 12.5% Sn and thicknesses up to 400 nm. Multifrequency capacitance voltage (CV) sweeps in the range from 50 kHz to 1 MHz are performed for Ge, Ge 0.935 Sn 0.065 , and Ge 0.875 Sn 0.125 , as shown in Fig. 3(a)-(c) . The CV measurements reveal a high C acc of ∼ 3 μF/cm 2 , corresponding to an EOT of 0.84 nm, which is-to the best of our knowledgethe highest reported capacitance for GeSn MOS-capacitors till date. Despite the aggressively scaled oxide thickness, gate leakage remains remarkably low with current levels in the 10 −5 A/cm 2 range at V fb -1 V (V fb , flatband voltage). The increased minority carrier response at positive voltages is a typical sign of the small and direct band gap (0.45 eV) of Ge 0.875 Sn 0.125 and is not a sign of high D it [20] . The interface density D it at midgap was extracted to be in the range 5 × 10 12 cm −2 /eV to 1 × 10 13 cm −2 /eV according to the modified conductance method [26] , as shown in Fig. 3 (top panel) .
IV. Ge(Sn) p-i-n DIODES
p-i-n tunneling diodes were fabricated as important step toward GeSn pTFETs. In order to evaluate the influence of Sn incorporation on the BTBT effect, three different epilayers were used: Ge homostructure, Ge 0.93 Sn 0.07 /Ge heterostructure, and Ge 0.89 Sn 0.11 homostructure. The layer stacks are schematically shown in Fig. 4 . The diodes were fabricated applying standard cleanroom processing albeit at reduced process temperature ≤ 300°C to avoid Sn diffusion and precipitation. Using reactive ion etching (RIE) first, a mesa was etched down to the p-doped layer to serve as a bottom contact. In the following steps, a SiO 2 passivation layer was deposited by plasma-enhanced chemical vapor deposition and contact windows were opened applying photolithography and RIE. Electrical contacts were realized by electron beam evaporated Ni. 300-nm thick Al capped with 20 nm Ti/20 nm Pd/30 nm Au was used to create contact pads. The diodes were characterized by temperature dependent current-voltage (I -V ) measurements in a range from 10 to 300 K. The I -V curves for all three stacks are shown in Fig. 5 . The reverse bias current of a p-i-n tunneling diode is dominated by BTBT. When comparing the three devices a significant increase in the reverse bias current with the Sn content is observed, demonstrating the enhanced BTBT for Ge 0.89 Sn 0.11 promoted by the smaller and direct band gap. As typical for BTBT, only a slight temperature dependence, according with the bandgap change is present in reverse bias. Forward bias current is temperature dependent, since it is dominated by thermal emission with ideality factors found to vary from 1.1 to 1.5 [ Fig. 6(a) ]. For the Ge/GeSn heterojunction, a strong temperature dependence is present [ Fig. 5(b) ] in reverse bias also. This indicates trap-assisted carrier generation stemming from traps at the Ge/GeSn heterointerface which is not present in the Ge and Ge 0.89 Sn 0.11 homostructures. Current in the negative bias matches well [ Fig. 6(a) ] by using a BTBT model with parameters from DFT. Details of the BTBT model are described in Section VII. For the latter device negative differential resistance as a direct proof of BTBT is clearly visible for slight forward bias featuring a peak to valley ratio of 2 at 10 K, comparable to previously reported results on GeSn p-i-n-diodes [15] . The extracted BTBT current versus electric field at the tunneling junction is plotted in Fig. 6(b) . Ge 0.89 Sn 0.11 yields the highest BTBT current as it has a lower and direct bandgap and the lowest effective mass (0.018 · m e ), qualifying it as ideal material for low-power Tunnel FETs.
V. FABRICATION OF VERTICAL HETEROJUNCTION TUNNEL FETS
Group IV Ge/Ge 0.93 Sn 0.07 heterojunction vertical Tunnel FETs were fabricated using a process relying on self-aligned gate deposition. The layer stack and the key-process steps for GeSn pTFET fabrication are shown in Fig. 7 .
After sample precleaning and native oxide removal with dilute HF-HCl (aq.) molybdenum is deposited on the blanket wafer. Next a Ti/Cr hardmask is defined by electron-beam lithography (EBL) using a lift-off process. Subsequent a mesa is etched down to the Ge-P+ bottom-drain contact with RIE. The Mo is etched with SF 6 /O 2 whereas Cl 2 /Ar etching chemistry is used for the Ge/GeSn etch. A two-step etch process results in a vertical source etch and a tapered channel/drain etch to ensure an etching profile optimized for self-aligned gate deposition. An undercut is created at the source/Mo junction by wet etching Ge chemically with diluted H 2 O 2 . Then, the high-k process is applied as described in Section III. During thermal Ni/Pd gate evaporation the undercut ensures a proper separation of gate and Mo-source contact making this process self-aligned. In the following, the bottom-drain contact is defined by EBL and Ni/Ti/Pd/Au lift off. In order to realize the top contact, the structure is planarized with benzocyclobutene (BCB) polymer. The BCB is etched back to the Mo with RIE and the top contact is defined by EBL and Ti/Pd/Au lift-off. Finally, the remnant BCB is removed in order to uncover the bottom-drain contact. A high-resolution scanning transmission electron microscopy (HR-STEM) cross section of a readily fabricated device is shown in Fig. 8 . Fabrication details of In 0.65 Ga 0. 35 As/ GaAs 0.4 Sb 0.6 pTFETs used here for performance comparison to group III-V TFET are in [4] .
VI. ELECTRICAL CHARACTERIZATION
The transfer and output characteristics of the fabricated Ge/Ge 0.93 Sn 0.07 pTFETs are shown in Fig. 9(a) and (b) , respectively. The device shows switching over four orders of magnitude with an ON-current of 2.4 μA/μm at V Gov = −2 V, V ds = −0.5 V. The current at V ds = V Gov = −0.5 V is 0.012 μA/μm, where V Gov is the gate overdrive voltage with respect to the minimum in drain current I OFF . Increasing V ds reveals drain-induced barrier thinning (DIBT), which is often observed in TFETs and is similar to drain-induced barrier lowering known from MOSFETS [28] . DIBT can be reduced by improving the electrostatics, i.e., thinning the body and further increasing C ox [28] , [29] . The output characteristic shows slight superlinear increase with V ds and a strong asymmetry toward positive V ds , thereby forward biasing the p-i-n diode. This asymmetry is a characteristic of TFETs as unidirectional devices and also a conformation of absence of any parasitic MOSFET. The switching slope versus drain current is plotted in Fig. 9(c) . A minimum swing of SS min = 215 mV/decade at V ds = −0.5 V was achieved. This is the lowest reported SS for GeSn-based TFETs, though sub 60-mV/decade operation at room temperature was not achieved. Benchmarking this device with other GeSn pTFETs, as summarized in Table I , shows superior performance both in terms of I ON /I OFF ratio and in terms of SS min .
VII. MODELING AND PROJECTION
In order to gain deeper insight into the different mechanism contributing to the carrier transport, temperature dependent I d -V g and I g -V g measurements were performed [ Fig. 9(a) ] along with modeling. Total current flowing through the device is the sum of the contributions from BTBT and trap-assisted tunneling (TAT). For a device of the width W , BTBT current can be described as
where A, B, and P are material parameters from DFT calculations and from [30] . F is the highest electric field at the source-channel junction, F 0 = 1 V/cm. V R is the effective bias controlled by both gate and drain bias by V R = F sat E TW . F sat captures the superlinearity (due to source nondegeneracy) in I ds -V ds and controls V R when V ds is less than the tunneling energy window, E TW [28] . Key fitting parameter in the BTBT model is the intrinsic band edge steepness (Urbach tail, affecting E TW ), which determines the ultimate subthreshold swing of a TFET in the absence of any TAT [31] . Urbach tails are typically in the range of 20-30 meV and have a weak dependence on temperature. The model also includes the degradation of gate efficiency (η t = C ox /(C ox + C it )) due tothe presence of traps at the high-k/channel interface (D it )(C ox , oxide capacitance and C it , interface trap capacitance). Geometric effects such as short-channel effects due to the relatively thick body are accounted for by the factor η g . The internal gate voltage that controls surface potential and electric field is given by,
The TAT model captures the trap-assisted generation as a combination of thermal generation (temperature, T dependent) of electron-hole pairs and capture and emission at a trap level followed by tunneling into the conduction (or valence) band (dependent on the local electric field and material properties).
The detailed numerical model of SRH in [14] is converted into a compact model to fit the data
where τ = 1/(σ v th D t ) is the carrier lifetime deterimined by the midgap trap density D t , carrier thermal velocity v th , and carrier capture cross-sectional area, σ (5 × 10 −17 m 2 ) due to the traps and the generation length is assumed to be, d gen = 1 nm (from numerical simulation, [14] ). signifies the enhancement of SRH generation due to tunneling to and from the traps (and hence the electric field dependence), simplified at the relevant electric field regime [32] , [33] 
The field dependence comes through
. f K is a polynomial function of K [33] . E tr is the average width of the energy range that the electron can tunnel to, (bandgap, E g /4E tr < E g /2) until it fits the slope of V g -I TAT . The remaining key fitting parameter is the trap density D t , which determines the amount of TAT current. TAT is thus increased not only for higher D t , but also due to high electric field (near the source-channel junction). Since TAT can occur both due to traps at the high-k/channel interface (D it ) and due to traps at the source/channel heterojunction (D bt ) the model uses an effective trap density D t = D it + D bt pointing out the importance to optimize both interfaces [34] , [35] . As a consequence D it degrades the SS both due the reduced gate efficiency and to the contributions to TAT.
The measurements [ Fig. 10(a) ] reveal only minimal temperature dependence in the ON-state (at V g = −2 V) due to the dominance of BTBT. On the contrary, the OFF-state current strongly depends on the temperature indicating a significant contribution of thermally activated charge transfer processes such as TAT. To fit a set of transfer characteristics for different temperatures [ Fig. 10(a) ], the TAT contribution is first calibrated so that it matches the lowest current at different temperatures [ Fig. 10(b) ]. The Urbach tail parameter is then used to fit the subthreshold swing at all temperatures. The choice of D t = 5×10 13 /cm 2 -eV fits the transfer characteristics well at all temperatures [ Fig. 10(a) ]. From Fig. 10(b) , we see that the steepest part of the intrinsic BTBT (dashed line) is hidden under the TAT contribution (dot-dashed line) and hence is not experimentally visible. Gate leakage current I g , also displayed in Fig. 10(a) only becomes relevant at low temperatures but does not deteriorate the performance at room temperature or above. Fig. 10(c) shows the SS-versus-I ds plot partitioned in terms of the different contributions from various physical mechanisms limiting the SS in different current regimes. While the SS to the overall fit of the experimental data (solid line) is mainly limited by TAT, the dashed lines in Fig. 10(b) and (c) break show the SS without TAT, corresponding to the BTBT mechanism only. This can be considered as the BTBT characteristics including the intrinsic Urbach tail (U 0 ) which is compromised by the gate efficiency factor due to interface traps (η t = 0.65) and the short-channel effects due to the thick body (η g ). In the absence of traps, η t will be unity and the SS will be improved as shown with the dashed-dotted line in Fig. 10(c) . In this case, sub 60 mV/decade would be achieved at low I ds with I 60 = 28 pA/μm (dashed-dotted line), which is defined as the drain current at the transition from sup-to super SS = 60-mV/decade operation [36] . The SS without the traps (dashed-dotted line) saturates to around 60 mV/decade. Assuming Urbach tail to be 25 mV/decade, the geometric gate efficiency (η g ) is therefore about 0.42. We repeated the same calculations based on the experimental data for In 0.65 Ga 0.35 As/GaAs 0.4 Sb 0.6 TFETs [4] and theoretical calculations for Ge 0.89 Sn 0.11 TFETs both with D t = 1 × 10 13 /cm 2 -eV in Fig. 10(d) . In consistency with the experimental diode data presented in Fig. 5 , we predict that the Ge 0.89 Sn 0.11 -based TFETs will have higher ON-current and lower subthreshold swing for the same D t due to lower bandgap and effective mass.
In Fig. 11 , we make two key changes in the model: 1) we assume the D t to be 50 times lower than the current status [shown in Fig. 11(a) ], which makes the gate efficiency due to traps approach unity and 2) we further assume the geometric gate efficiency η g to be unity as well with an intrinsic Urbach tail of 25 meV [shown in Fig. 11(b) ]. Experimentally, η g = 1 could be achieved by using an ultrathin body structure for example by reducing the width of the device shown in Fig. 8 to only a few nanometer. Motivated by the enormous improvements achieved with Ge gate-stack technology with D it < 10 11 cm −2 eV 1 [37] , we believe a × 50 reduction in D it from our status quo is feasible. With reduced D t combined with a thin body structure, we see that the Ge 0.89 Sn 0.11 -based TFET has the potential to achieve subthermal switching over at least three orders of magnitude with an I 60 of 0.4 μA/μm. It should be noted that even if the projected OFF-current is not lower as for state-of-the-art low leakage Si-FinFETs [38] it is competitive toward MOSFETs considering similar bandgap materials. Furthermore, the ON-current at ultralow supply voltages is expected to be higher as for the MOSFET counterpart, thanks to the sub-60 mV/decade operation.
VIII. CONCLUSION
In summary, we have presented a detailed analysis of Ge/GeSn heterojunction pTFETs. The devices show supe-rior performance than previously reported GeSn pTFETs. In order to achieve good electrostatics an aggressively scaled tri-layer gate-stack with C acc = 3 μF/cm 2 and EOT = 0.84 nm was developed. A careful analysis of the temperature dependent I -V characteristics of the p-in diodes and pTFETs and their detailed modeling revealed the dominant contributions to carrier transport as BTBT and TAT. Using this calibrated model a projection toward higher Sn content, reduced trap densities and ultra thin body (UTB) geometry elucidated competitive performance of GeSn pTFETs with I 60 = 0.4 μA/μm and sub-60 mV/decade operation over more than three orders of magnitude of drain current for an operation voltage of 0.5 V.
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